I. Introduction

Preamble
In case of battery powered applications high power consumption results in reduction of battery life, increasing cooling costs and affects reliability and packaging. As such, the power dissipation has become a factor of paramount importance to be considered in the design of CMOS VLSI circuits.
Main types of power dissipation and sources:
 Dynamic power dissipation: Due to charging and discharging of load capacitance.  Short Circuit power dissipation: Due to existence of conducting path between voltage supply and ground for a brief period during which logic gate makes transition.  Static power dissipation: It is the leakage current which consists (a) Reverse bias diode currents: Due to the stored charge between drain and bulk of activity transistor. (b) Sub Threshold currents: Due to carrier diffusion between source and drain of the OFF transistors.
Different concepts of power dissipation:
The short circuit power dissipation can be reduced to 10% of total power dissipation by designing the circuit to have equal input and output rise/fall edge times [1] . Power dissipation due to the switching activity can be reduced by keeping the ratio between the supply voltage and the threshold voltage shall be at least, in order of not affecting the performance of CMOS circuit [2] . This also provides better noise margins and helps to avoid the hot carrier affects in short channel devices [3] . Scaling down threshold voltage threshold voltage results in exceptional increase in threshold leakage current [4] .
Need for efficient leakage current power reduction technique: It can be referred from the same concepts that the leakage power dissipation will be equal to the active power dissipation within few generations. Hence the efficient leakage power reduction techniques are very critical in designing deep submicron and nanometer circuits.
II.
Existing Techniques
Power Gating:
A technique for leakage control is power gating, which turns off the devices by cutting off their supply voltage. This technique makes use of bulky NMOS and/or PMOS device (sleep transistor) in the path between the supply voltage and ground [5] . The sleep transistor is turned on when the circuit is active and turned off when the circuit is in idle state with the help of sleep signal. This creates virtual power and ground rails in the circuit. Hence, there is a significant detrimental effect on the switching speed when the circuit is active. The identification of the idle regions of the circuit and the generation of the sleep signal need additional hardware 
Sleep Technique:
State-destructive techniques cut off transistor (pull-up or pull-down or both) networks from supply voltage or ground using sleep transistors (Fig 1) . this technique is Multi-Threshold voltage CMOS (MTCMOS), which adds high-Vth sleep transistors between pull-up networks and Vdd and between pull-down networks and ground while logic circuits use low-Vth transistors in order to maintain fast logic switching speeds [7] . By isolating the logic networks using sleep transistors, the sleep transistor technique dramatically reduces leakage power during sleep mode. However, the additional sleep transistors increase area and delay [8] . Furthermore, the pull-up and pull-down networks will have floating values and thus will lose state during sleep mode. These floating values significantly impact the time and energy of the sleep technique due to the requirement to recharge transistors which lost state during sleep.
Fig 1: Sleep Transistor Technique
Zigzag Technique:
To reduce the wake-up cost of the sleep transistor technique, the zigzag technique is introduced [9] . The zigzag technique reduces the overhead by choosing a particular circuit state (e.g., corresponding to a "reset") and then, for the exact circuit state chosen, turning off the pull-down network for each gate whose output is high while conversely turning off the pull-up network for each gate whose output is low [10] . If the output is "1," then a pull-down sleep transistor is applied; if the output is "0," then a pull-up sleep transistor is applied. By applying particular input pattern chosen prior to chip fabrication, the zigzag technique can prevent floating. Although the zigzag technique retains the particular state chosen prior to chip fabrication, any other arbitrary state during regular operation is lost in power-down mode. Although the zigzag technique can reduce wake-up cost, the zigzag technique still loses state. Thus, any particular state which is needed upon wakeup must be regenerated somehow. The technique may need extra circuitry to generate a specific input vector (in case reset values are not used for sleep mode input vector).
III. Related Work
Modern technologies are suffering from a dramatic increase in leakage current. Constant scaling dictates that the supply voltage has to be reduced [11] [12] when downsizing the technology feature size. Low threshold voltage devices are used to maintain the required current drive and to satisfy performance specifications. Low threshold devices have caused a dramatic increase in leakage current. A direct and live solution for that is to utilize low threshold devices in the critical path and high threshold devices elsewhere. The threshold voltage can be controlled utilizing the well bias of the device in the so called Variable Threshold CMOS (VTCMOS).
Proposed Technique:
In the present paper, a new leakage power technique [13] called LECTOR is used for the designing "64-bit SRAM array using LCT technique" and different experimental results are analyzed and the conclusions drawn are presented and the future scope of work on this technique is elaborated.
Lector Technique:
Generally lector is abbreviated as leakage control transistor, which means that a transistor can control leakage current occurred in CMOS circuits without increasing the dynamic power dissipation. In this technique we introduce two leakage control transistors between power supply and ground [14] . The gate terminal each transistor is controlled by source of other. So, one of LCT is always near to its cutoff voltage. The main principal behind the lector technique in [15] , [16] "A circuit with more than one transistor is off between power supply to ground having less leaky than a circuit with only one transistor is off between power supply to ground" [17] . We illustrate our LECTOR technique with the case of a CMOS inverter. A CMOS inverter with the addition of two leakage control transistors is shown in fig.3 Fig3: Not gate based on LCT It has two leakage transistors (LCT1-PMOS) and (LCT2-NMOS) introduced between node N1 and N2. The gate terminal of one LCT is connected to the source terminal of other LCT. When the input applied is low (in=0) then transistors M2 and LCT1 are turned off, thus we get a stacking of two series connected transistors. When the input applied is high then the transistors M1and LCT2 are turned off and thus increasing the off resistance of supply voltage to ground path. So reduction in leakage power is obtained.
Applying Lector to 64-Bit SRAM
The conventional architecture of SRAM Cell has 6-transistors. At deep sub-micron scale the leakage power of SRAM circuit is comparatively high as compared to the other operational circuits. The concept of SRAM architecture is based on the stabilization of logic values to maintain its existence against any current or power loss with the ease of data modification using two feedbacks coupled CMOS Inverters. The output terminals of the two inverters act as internal load lines of the SRAM cell to store the memory data bit value on one of the internal load line and its complement logic value on the other internal load line. 
IV.
Experimental Results
Experimental Results of Inverter:
In our present paper we started applying the LECTOR technique starting from basic CMOS circuits. Fig 5 and 6 shows the schematic diagrams of inverter in both conventional and also using the lector mechanism. The tabular form 2 shows that the power dissipation is reduced from conventional to lector technique. Figures 8 and 9 shows the schematic diagrams of NAND gate in both conventional and lector technique. The tabular form 3 shows that the power dissipation is reduced from conventional to lector technique. 
Fig 5: Schematic of conventional CMOS inverter in tanner
V. Conclusion
The scaling down of device dimensions, supply voltage, and threshold voltage has largely contributed to the increase in leakage power dissipation. With deep-submicron and nanoscale technologies, the leakage current becomes more critical in portable systems where battery life is of primary concern. LECTOR yields better leakage reduction as the threshold voltage decreases and hence aids in further reduction of supply voltage and minimization of transistor sizes.
